DiFuzzRTL: Differential Fuzz Testing to Find CPU Bugs

Jaewon Hur, Suhwan Song, Dongup Kwon, Eunjin Baek, Jangwoo Kim, Byoungyoung Lee

Computer Security Lab & High Performance Computer System Lab Seoul National University

{hurjaewon, sshkeb96, dongup, ebaek, jangwoo, byoungyoung} @snu.ac.kr



Wwaaaaa..





Pentium FDIV bug

ttttttttpppp

Wwaaaaa..



\$475 million

tttttttpppp

Continued Verification



CPU vendors invest huge efforts into the **Functional verification**

Check if **CPU RTL design** correctly follows **ISA**



CPU vendors invest huge efforts into the **Functional verification**

Check if **CPU RTL design** correctly follows **ISA**

So we keep observing CPU bugs



CPU vendors invest huge efforts into the **Functional verification**

Check if **CPU RTL design** correctly follows **ISA**

So we keep observing CPU bugs

Pentium FDIV: The processor bug that shook the world The Byzen 3000 Boo

By Desire Athow October 30, 2014

20 years already

🚯 💟 😰 🖸

The Ryzen 3000 Boot Problem With Newer Linux Distros Might Be Due To RdRand Issue

Written by Michael Larabel in AMD on 8 July 2019 at 09:42 AM EDT. 121 Comments



As outlined yesterday, AMD's Ryzen 3000 processors are very fast but having issues booting newer Linux distributions. The exact issue causing that boot issue on 2019 Linux distribution releases doesn't appear to be firmly resolved yet but some are believing it is an RdRand instruction issue on these newer processors manifested by systemd.

into

rectly

So we keep observing CPU bugs





DiFuzzRTL: Differential Fuzz Testing to Find CPU Bugs

DiFuzzRTL Found Real-world CPU Bugs

We found 16 real-world bugs in OpenRISC and RISC-V CPUs



What does the Fuzzer do?

What does the Fuzzer do?

Mutate inputs guided by a coverage!

What does the Fuzzer do?

Mutate inputs guided by a coverage!



How to fuzz CPU RTL designs ?

How to fuzz CPU RTL designs ?

✓ Requirement 1. Framework for detecting the CPU bugs



How to fuzz CPU RTL designs ?

- ✓ Requirement 1. Framework for detecting the CPU bugs
- ✓ Requirement 2. New coverage definition for the RTL designs







Detecting CPU Bugs

CPU bug

Abnormal CPU behavior Different from a predefined ISA



Detecting CPU Bugs

CPU bug

Abnormal CPU behavior Different from a predefined ISA



✓ misaligned lr instruction



Detecting CPU Bugs

CPU bug

Abnormal CPU behavior Different from a predefined ISA



✓ misaligned lr instruction



Detects CPU bugs by comparing with the ISA simulator ISA simulator – Software implementation of the ISA



Detects CPU bugs by comparing with the ISA simulator ISA simulator – Software implementation of the ISA



Results should be same¹¹

Detects CPU bugs by comparing with the ISA simulator ISA simulator – Software implementation of the ISA



Detects CPU bugs by comparing with the ISA simulator ISA simulator – Software implementation of the ISA



Defines SimInput for a unified input space

SimInput – Fuzz input containing instruction, data, and interrupt



Defines SimInput for a unified input space

SimInput – Fuzz input containing instruction, data, and interrupt



Defines SimInput for a unified input space

SimInput – Fuzz input containing instruction, data, and interrupt



Defines SimInput for a unified input space

SimInput – Fuzz input containing instruction, data, and interrupt





RTL (Register Transfer Level) ?

Abstraction to describe hardware circuit implementation

RTL (Register Transfer Level) ?

Abstraction to describe hardware circuit implementation



RTL (Register Transfer Level) ?

Abstraction to describe hardware circuit implementation



Verification goal ?

Explore as many states in the FSM



Verification goal ?

Explore as many states in the FSM



Limitation of Previous Coverage Measures

- Branch coverage [Vineeth et al. ETS'15], [Alif et al. DATE'18]
- MUX control coverage [Kevin et al. ICCAD'18]
- **FSM coverage** [Dinos et al. TC'98], [Jian et al. TCAD'15]



Branch coverage



MUX control coverage



FSM coverage
Limitation of Previous Coverage Measures

Branch coverage [Vineeth et al. ETS'15], [Alif et al. DATE'18]

Not accurate

- MUX control coverage [Kevin et al. ICCAD'18]
- **FSM coverage** [Dinos et al. TC'98], [Jian et al. TCAD'15]



Cannot capture FSM

New coverage definition for the RTL designs



MUX control coverage



FSM coverage

Limitation of Previous Coverage Measures

- Branch coverage [Vineeth et al. ETS'15], [Alif et al. DATE'18]
- MUX control coverage [Kevin et al. ICCAD'18]

Not accurate Not efficient

• **FSM coverage** [Dinos et al. TC'98], [Jian et al. TCAD'15]



Limitation of Previous Coverage Measures

- Branch coverage [Vineeth et al. ETS'15], [Alif et al. DATE'18]
- MUX control coverage [Kevin et al. ICCAD'18]
- FSM coverage [Dinos et al. TC'98], [Jian et al. TCAD'15]

Not accurate Not efficient Not automatic







Cannot capture FSM

Incurs large instrument overhead

Needs manual efforts

Accurate: correctly captures FSM exploration



Accurate: correctly captures FSM exploration

Efficient: incurs only 7% runtime overhead





Accurate: correctly captures FSM exploration

Efficient: incurs only 7% runtime overhead

Automatic: requires no manual effort from developers







Monitors registers to correctly capture the FSM exploration





Finite State Machine (FSM)



Monitors registers to correctly capture the FSM exploration





Monitors registers to correctly capture the FSM exploration

Cycle	0	1	2	
input _F	1	0	0	
input _s	1	1	0	



Finite State Machine (FSM)



Monitors registers to correctly capture the FSM exploration







Monitors registers to correctly capture the FSM exploration







Monitors registers to correctly capture the FSM exploration







CPU	Number of registers
Mor1kx	258
Rocket	1,300
Boom	4,900























CPU	Number of registers	Number of control registers
Mor1kx	258	90
Rocket	1,300	207
Boom	4,900	330



CPU	Number of registers	Number of control registers		
Mor1kx	Automatically identifies the control registers			
Rocket	1,300	207		
Boom	4,900	330		



















































DiFuzzRTL

Accurate, Efficient, and Automatic fuzzer to find CPU bugs

Coverage-guided input generation

Automatic testing and bug detection

 Register coverage increased ?

 Seed

 corpus

 Image: Coverage increased ?

 Mutation

 Image: Coverage increased ?

 Image: Coverage increased ?

Implementation & Evaluation Setup

 Prototype with three CPU RTL designs: Mor1kx (OpenRISC), Rocket, and Boom (RISC-V)


Implementation & Evaluation Setup

 Prototype with three CPU RTL designs: Mor1kx (OpenRISC), Rocket, and Boom (RISC-V)

RTL testing environments:
 Software simulation, and FPGA prototyping





What DifuzzRTL Found?

Project	ISA	Bug ID	Description	Confirmed	Fixed
Mork1x	OpenRISC	CVE-2020-13455	Reservation is not cancelled when there is snooping hit between lwa and swa	1	pending
		CVE-2020-13454	Jump to link register does not assert illegal instruction exception	1	pending
		CVE-2020-13453	Misaligned swa raise exception when reservation is not set	1	pending
		Issue #114	1.fl1, 1.ff1 instruction decoding bug	1	 Image: A second s
		Issue #99	eear register not saving instruction virtual address when illegal instruction exception	\checkmark	\checkmark
Rocket chip	RISCV	Issue #2345	Instruction retired count not increased when ebreak	✓	pending
Boom	RISCV	CVE-2020-13251	Source field in ProbeAckData does not match the sink field of ProbeRequest	1	✓
		Issue #458	Floating point instruction which has invalid rm field does not raise exception	\checkmark	1
		Issue #454	FS bits in mstatus register is set after fle.d instruction	\checkmark	pending
		Issue #492	When frm is set DYN, floating point instruction with DYN rm field should raise exception	1	\checkmark
		Issue #493	Rounding mode in fsqrt instruction does not work	1	1
		Issue #503	invalid operation flag is not set after invalid fdiv instruction	1	1
		CVE-2020-29561	Misaligned lr instruction on a cached line set the reservation	\checkmark	\checkmark
Spike	RISCV	CVE-2020-13456	Misaligned lr.d should not set load reservation	1	1
<u>^</u>		Issue #2390	Reading dpc register should raise exception in machine mode	1	1
		Issue #426	Faulting virtual address should not be written to mtval when ebreak	1	\checkmark

- Found 16 new CPU bugs
 - 6 of those were assigned with CVE numbers.
- Showed the effectiveness of DiFuzzRTL
 - Case study with Issue #492 (invalid rm bug) and CVE-2020-29561 (misaligned Ir bug)

Bug ID	Elapsed time (h)			
8	riscv-torture	mux-cov	reg-cov	
Issue #458	118	×	20.3	
Issue #504	×	×	31.7	

XNot able to reproduce bug

Future Use Cases

Future Use Cases

• Detecting micro-architectural side channels, e.g., Spectre, Meltdown



Spectre

Meltdown

Future Use Cases

• Detecting micro-architectural side channels, e.g., Spectre, Meltdown

• Fuzzing an entire SoC with DiFuzzRTL, e.g., memory consistency bug





Multicore SoC

Spectre

Meltdown

Conclusion

Conclusion

• DiFuzzRTL, an accurate, efficient, and automatic fuzzer for CPU RTL designs



Conclusion

- DiFuzzRTL, an accurate, efficient, and automatic fuzzer for CPU RTL designs
- We found several real-world bugs with DiFuzzRTL



CPU	Bug ID
Mor1kx	CVE-2020-13455, 2020-13453, 2020-13454 Issue 114, 99
Rocket	Issue 2345
Boom	CVE 2020-13251, 2020-29561 Issue 458, 454, 492, 493, 503
Spike	CVE-2020-13456 Issue 426, 2390

Thank you